上海翱龙电子科技有限公司

AL25Q80

Ultra Low Power, 8M- bit

Serial Multi I/ O Flash Memory Datasheet

Performance Highlight

- *Wide Supply Range from 2. 7 to 3.6Vfor Read, Erase and Program*
- *Ultra Low Power consumption for Read, Erase andProgram*
- *X1, X2 andX4 Multi I/O Support*
- *High reliability with 100K cycling and 20Year-retention*

Contents

1 . FEATURES....4
2 . GENERAL DESCRIPTION....5
3 . MEMORY ORGANIZATION....7
4 . DEVICE OPERATION....8
5 . DATA PROTECTION....9
6 . STATUS REGISTER....11
7 . COMMANDS DESCRIPTION....13
7 . 1 . Write Enable (WREN) (06H)....16
7 . 2 . Write Disable (WRDI) (04H)....16
7 . 3 . Read Status Register (RDSR) (05H or 35H)....17
7 . 4 . Write Status Register (WRSR) (01H)....17
7 . 5 . Write Enable for Volatile Status Register (50 H)....18
7 . 6 . Read Data Bytes (READ) (03 H)....18
7 . 7 . Read Data Bytes at Higher Speed (Fast Read) (0 BH)....19
7 . 8 . Dual Output Fast Read (3BH)....19
7 .9 . Quad Output Fast Read (6BH)....20
7 . 10 . Dual I/O Fast Read (BBH)....20
7 . 11 . Quad I/O Fast Read(EBH)....22
7 . 12 . Quad I/O Word Fast Read(E7H)....23
7 . 13 . Set Burst with Wrap (77H)....24
7 . 14 . Page Program (PP) (02H)....25
7 . 15 . Dual Input Page Program (A2H)....26
7 . 16 . Quad Page Program (32 H)....27
7 . 17 . 1KB Sector Erase (SE1K) (8 BH)....28
7 . 18 . Sector Erase (SE) (20H)....28
7 . 19 . 32KB Block Erase (BE32) (52H)....29
7 . 20 . 64KB Block Erase (BE64) (D8H)....29
7 . 21 . Chip Erase (CE) (60/C7H)....30
7 . 2 2 . Deep Power-Down (DP) (B9H)....30
7 . 2 3 . Release from Deep Power- Down or High Performance Mode and Read Device ID (RDI) (ABH)....32
7 . 24 . Read Manufacture ID/ Device ID (REMS) (90 H)....33
7 . 2 5 . Dual I/O Read Electronic Manufacturer ID/ Device ID (9 2 H)....34
7 . 26 . Quad I/ O Read Electronic Manufacturer ID/ Device ID (9 4 H)....35
7 . 2 7 . Read Identification (RDID) (9 FH)....36
7 . 2 8 . Continuous Read Mode Reset (CRMR) (FFH)....37
7 . 29 . Read Unique ID (4BH)....37
7 . 30 . Program/Erase Suspend (PES) (75/ B0H)....38
7 . 31 . Program/Erase Resume (PER) (7A/30 H)....38
7 . 3 2 . Erase Security Registers (4 4 H)....39
7 . 33 . Program Security Registers (42 H)....39
7 . 34 . Read Security Registers (48H)....41
7 . 35 . Enable Reset (66H) and Reset (99H)....42

7 .36 . Read Serial Flash Discoverable Parameter (5AH) 42

8 . ELECTRICAL CHARACTERISTICS 4 7

8 . 1 . POWER-ON TIMING 47
8 . 2 . INITIAL DELIVERY STATE 47
8 . 3 . ABSOLUTE MAXIMUM RATINGS 47
8 .4 . CAPACITANCE MEASUREMENT CONDITIONS 48
8 . 5 . DC CHARACTERISTICS 49
8 . 6 . AC CHARACTERISTICS 50

9 . ORDERING INFORMATION 53

10 . PACKAGE INFORMATION 54

10 . 1 . 8-Lead SOP(150mil) 54
10 . 2 . 8-Lead SOP(208mil) 55
10 . 3 . 8- Lead TSSOP(173mil) 56
10 . 4 . 8-Land USON(3x2mm,0.55 mm) 57
10 . 5 . 8-Land USON(3x2mm,0.50 mm) 58
10 .6 . 8-Land WSON(6x5mm) 59

11 . REVISION HISTORY 60

1. FEATURES

- 8M- bit Serial Flash
  - 1024K- Byte
  - 2 5 6 Bytes per programmable page
- Standard, Dual, Quad SPI
  - Standard SPI: SCLK, CS#, SI, SO, WP#, HOLD#
  - Dual SPI: SCLK, CS#, IO0, IO1, WP#, HOLD#
  - Quad SPI: SCLK, CS#, IO0, IO1, IO2, IO3
- High Speed Clock Frequency
  - 104MHz for fast read with 30PF load
  - Dual I/ O Data transfer up to 208 Mbits/ s
  - Quad I/ O Data transfer up to 416 Mbits/ s
- Software/ Hardware Write Protection
  - Write protect all/ portion of memory via software
  - Enable/ Disable protection with WP# Pin
  - Top/ Bottom Block protection
- Minimum 100 , 000 Program/ Erase Cycles
- Data Retention
  - 20 - year data retention typical
- Allows XIP (execute in place) Operation
  - Continuous Read With 8/ 16/ 32/ 64- Byte Wrap
- Fast Program/ Erase Speed
  - Page Program time: 1 . 1ms typical
  - Sector Erase time: 2 . 6 ms typical
  - Block Erase time: 2 . 6 ms typical
  - Chip Erase time: 5 . 2 ms typical
- Flexible Architecture
  - Uniform Sector of 4 K- Byte
  - Uniform Block of 32/ 64K- Byte
- Low Power Consumption
  - 0 . 65 uA typical deep power down current
  - 8 uA typical standby current
- Advanced Security Features
  - 128- Bit Unique ID for each device
  - 3x1024 - Byte security registers with OTP locks
  - Discoverable parameters (SFDP) register
- Single Power Supply Voltage
  - Full voltage range:2 . 7~3 . 6V
- Package Information
  - -SOP8 (150mil)
  - -SOP8 (208mil)
  - -TSSOP8 (173mil)
  - WSON8 (6*5mm)

2. GENERAL DESCRIPTION

The AL25Q80 (8 M- bit) Serial flash supports the standard Serial Peripheral Interface (SPI) , and supports the Dual/ Quad SPI: Serial Clock, Chip Select, Serial Data I/ O0 (SI) , I/ O1 (SO) , I/ O2 (WP#) , and I/ O3 (HOLD#) . The Dual I/ O data is transferred with speed of 208 Mbits/s and the Quad I/ O & Quad output data is transferred with speed of 416 Mbits/s.

CONNECTION DIAGRAM



8- PIN SOP (150mil/200mil) and TSSOP



8 - Land WSON(6 x5 mm)

PIN DESCRIPTION

Pin Name	I/O	Description
CS#	I	Chip Select Input
SO (IO1)	I/O	Data Output (Data Input Output 1)
WP# (IO2)	I/O	Write Protect Input (Data Input Output 2)
GND		Ground
SI (IO0)	I/O	Data Input (Data Input Output 0)
SCLK	I	Serial Clock Input
HOLD# (IO3)	I/O	Hold Input (Data Input Output 3)
VCC		Power Supply

Note: CS# must be driven high if chip is not selected. Please don' t leave CS# floating any time after power is on.

BLOCK DIAGRAM



3. MEMORY ORGANIZATION

AL25Q80

Each device has	Each block has	Each sector has	Each page has	
1M	64/32K	4K	256	Bytes
4K	256/ 128	16	-	pages
256	16/8	-	-	sectors
16/32	-	-	-	blocks

UNIFORM BLOCK SECTOR ARCHITECTURE
AL25Q80 64K Bytes Block Sector Architecture

Block	Sector	Address range	
15	255	0FF000H	0 FFFFFH
	……	……	……
	240	0F0000H	0 F0 FFFH
14	239	0EF000H	0 EFFFFH
	……	……	……
	224	0E0000H	0 E0 FFFH
……	……	……	……
	……	……	……
	……	……	……
……	……	……	……
	……	……	……
	……	……	……
2	47	02F000H	02 FFFFH
	……	……	……
	32	020000H	020FFFH
1	31	01F000H	01 FFFFH
	……	……	……
	16	010000H	010FFFH
0	15	00F000H	00 FFFFH
	……	……	……
	0	000000H	000FFFH

4. DEVICE OPERATION

SPI Mode

Standard SPI

The AL25Q80 features a serial peripheral interface on 4 signals bus: Serial Clock (SCLK) , Chip Select (CS#) , Serial Data Input (SI) and Serial Data Output (SO) . Both SPI bus mode 0 and 3 are supported. Input data is latched on the rising edge of SCLK and data shifts out on the falling edge ofSCLK.

Dual SPI

The AL25Q80 supports Dual SPI operation when using the " Dual Output Fast Read" and " Dual I/ O Fast Read" (3BH and BBH) commands. These commands allow data to be transferred to or from the device at twice the rate of the standard SPI. When using the Dual SPI command the SI and SO pins become bidirectional I/ O pins: IO0 and IO1 .

Quad SPI

The AL25Q80 supports Quad SPI operation when using the " Quad Output Fast Read" (6 BH) , " Quad I/ O Fast Read" (EBH) , "Quad I/ O Word Fast Read" (E7H) and "Quad Page Program" (32 H) commands. These commands allow data to be transferred to or from the device at four times the rate of the standard SPI. When using the Quad SPI command the SI and SO pins become bidirectional I/ O pins: IO0 and IO1 , and WP# and HOLD# pins become IO2 and IO3 . Quad SPI commands require the non- volatile Quad Enable bit (QE) in Status Register to beset.

Hold

The HOLD# function is only available when QE=0 , If QE=1 , The HOLD# functions is disabled, the pin acts as dedicated data I/ O pin.

The HOLD# signal goes low to stop any serial communications with the device, but doesn' t stop the operation of write status register, programming, or erasing in progress.

The operation of HOLD, need CS# keep low, and starts on falling edge of the HOLD# signal, with SCLK signal being low (if SCLK is not being low, HOLD operation will not start until SCLK being low) . The HOLD condition ends on rising edge of HOLD# signal with SCLK being low (If SCLK is not being low, HOLD operation will not end until SCLK being low) .

The SO is high impedance, both SI and SCLK don' t care during the HOLD operation, if CS# drives high during HOLD operation, it will reset the internal logic of the device. To re- start communication with chip, the HOLD# must be at high and then CS# must be at low.

Figure 1 . Hold Condition



5. DATA PROTECTION

The AL25Q80 provide the following data protection methods:

- Write Enable (WREN) command: The WREN command is set the Write Enable Latch bit (WEL) . The WEL bit will return to reset by the following situation:
  - Power- Up
  - Write Disable (WRDI)
  - Write Status Register (WRSR)
  - Page Program (PP)
  - Sector Erase 1K(SE1K) / Sector Erase (SE) / Block Erase (BE) / Chip Erase (CE)
- Software Protection Mode: The Block Protect (BP4 , BP3 , BP2 , BP1 , and BP0) bits define the section of the memory array that can be read but not change.
- Hardware Protection Mode: WP# goes low to protect the BP0~ BP4 bits and SRP0~ 1 bits.
- Deep Power- Down Mode: In Deep Power- Down Mode, all commands are ignored except the Release from Deep Power- Down Mode command.

Table1 .0 AL25Q80 Protected area size (CMP=0)

Status Register Content					Memory Content			
BP4	BP3	BP2	BP1	BP0	Blocks	Addresses	Density	Portion
X	X	0	0	0	NONE	NONE	NONE	NONE
0	0	0	0	1	15	0F0000H-0FFFFFH	64KB	Upper 1/ 16
0	0	0	1	0	14 to 15	0E0000H-0FFFFFH	128KB	Upper 1/8
0	0	0	1	1	12 to 15	0C0000H-0FFFFFH	256KB	Upper 1/4
0	0	1	0	0	8 to 15	080000H-0FFFFFH	512KB	Upper 1/ 2
0	1	0	0	1	0	000000H-00FFFFH	64KB	Lower 1/ 16
0	1	0	1	0	0 to 1	000000H-01FFFFH	128KB	Lower 1/8
0	1	0	1	1	0 to 3	000000H-03FFFFH	256KB	Lower 1/4
0	1	1	0	0	0 to 7	000000H-07FFFFH	512KB	Lower 1/ 2
0	X	1	0	1	0 to 15	000000H-0FFFFFH	1MB	ALL
X	X	1	1	X	0 to 15	000000H-0FFFFFH	1MB	ALL
1	0	0	0	1	15	0FF000H-0FFFFFH	4KB	Top Block
1	0	0	1	0	15	0FE000 H-0FFFFFH	8KB	Top Block
1	0	0	1	1	15	0FC000 H-0FFFFFH	16KB	Top Block
1	0	1	0	X	15	0F8000H-0FFFFFH	32KB	Top Block
1	1	0	0	1	0	000000H-000FFFH	4KB	Bottom Block
1	1	0	1	0	0	000000H-001FFFH	8KB	Bottom Block
1	1	0	1	1	0	000000H-003FFFH	16KB	Bottom Block
1	1	1	0	X	0	000000H-007FFFH	32KB	Bottom Block

Table1 . 1 AL25Q80 Protected area size (CMP=1)

Status Register Content					Memory Content			
BP4	BP3	BP2	BP1	BP0	Blocks	Addresses	Density	Portion
X	X	0	0	0	0 to 15	000000H-0FFFFFH	1M	ALL
0	0	0	0	1	0 to 14	000000H-0EFFFFH	960KB	Lower 15/ 16
0	0	0	1	0	0 to 13	000000H-0DFFFFH	896KB	Lower 7/8
0	0	0	1	1	0 to 11	000000H-0BFFFFH	768KB	Lower 3/4
0	0	1	0	0	0 to 7	000000H-07FFFFH	512KB	Lower 1/ 2
0	1	0	0	1	1 to 15	010000H-0FFFFFH	960KB	Upper 15/ 16
0	1	0	1	0	2 to 15	020000H-0FFFFFH	896KB	Upper 7/8
0	1	0	1	1	4 to 15	040000H-0FFFFFH	768KB	Upper 3/4
0	1	1	0	0	8 to 15	080000H-0FFFFFH	512KB	Upper 1/ 2
0	X	1	0	1	NONE	NONE	NONE	NONE
X	X	1	1	X	NONE	NONE	NONE	NONE
1	0	0	0	1	0 to 15	000000H-0FEFFFH	1020KB	Lower 255/ 256
1	0	0	1	0	0 to 15	000000H-0FDFFFH	1016KB	Lower 127/ 128
1	0	0	1	1	0 to 15	000000H-0FBFFFH	1008KB	Lower 63/ 64
1	0	1	0	X	0 to 15	000000H-0F7FFFH	992KB	Lower 31/ 32
1	1	0	0	1	0 to 15	001000H-0FFFFFH	1020KB	Upper 255/ 256
1	1	0	1	0	0 to 15	002000H-0FFFFFH	1016KB	Upper 127/ 128
1	1	0	1	1	0 to 15	004000H-0FFFFFH	1008KB	Upper 63/ 64
1	1	1	0	X	0 to 15	008000H-0FFFFFH	992KB	Upper 31/ 32

6. STATUS REGISTER

S15	S14	S13	S12	S11	S10	S9	S8
SUS1	CMP	LB3	LB2	LB1	SUS2	QE	SRP1

S7	S6	S5	S4	S3	S2	S1	S0
SRP0	BP4	BP3	BP2	BP1	BP0	WEL	WIP

The status and control bits of the Status Register are as follows:

WIP bit.

The Write in Progress (WIP) bit indicates whether the memory is busy in program/ erase/ write status register progress. When WIP bit sets to 1 , means the device is busy in program/ erase/ write status register progress, when WIP bit sets 0 , means the device is not in program/ erase/ write status register progress.

WEL bit.

The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1 the internal Write Enable Latch is set, when set to 0 the internal Write Enable Latch is reset and no Write Status Register, Program or Erase command is accepted.

BP4 , BP3, BP2, BP1, BP0 bits.

The Block Protect (BP4 , BP3 , BP2 , BP1 , and BP0) bits are non-volatile. They define the size of the area to be software protected against Program and Erase commands. These bits are written with the Write Status Register (WRSR) command. When the Block Protect (BP4 , BP3 , BP2 , BP1 , BP0) bits are set to 1 , the relevant memory area (as defined in Table1) . becomes protected against Page Program (PP) , Sector Erase (SE) , 1 K Sector Erase (SE1K) , 32 K Block Erase(BE3 2) and 6 4 K Block Erase (BE6 4) commands. The Block Protect (BP4 , BP3 , BP2 , BP1 , and BP0) bits can be written provided that the Hardware Protected mode has not been set. The Chip Erase (CE) command is executed, if the Block Protect (BP2 , BP1 , and BP0) bits are 0 and CMP=0 or the Block Protect (BP2 , BP1 , and BP0) bits are 1 and CMP=1 .

SRP1 , SRP0 bits.

The Status Register Protect (SRP1 and SRP0) bits are non- volatile Read/ Write bits in the status register. The SRP bits control the method of write protection: software protection, hardware protection, power supply lock- down or one time programmable protection.

SRP1	SRP0	# WP	Status Register	Descri ption
0	0	X	Software Protected	The Status Register can be written to after a Write Enable command, WEL=1 . (Default)
0	1	0	Hardware Protected	WP# = 0 , the Status Register locked and cannot be written to.
0	1	1	Hardware Unprotected	WP# =1 , the Status Register is unlocked and can be written to after a Write Enable command, WEL=1 .
1	0	X	Power Supply Lock- Down(1)	Status Register is protected and cannot be written to again until the next Power- Down, Power- Up cycle .
1	1	X	One Time Program(2)	Status Register is permanently protected and cannot be written to.

NOTE:

1 . When SRP1 , SRP0= (1 , 0) , a Power- Down, Power- Up cycle will change SRP1 , SRP0 to (0 , 0)state.

2 . This feature is available on special order. Please contact ALONG Device for details.

QE bit.

The Quad Enable (QE) bit is a non- volatile Read/ Write bit in the Status Register that allows Quad operation. When the QE bit is set to 0 (Default) the WP# pin and HOLD# pin are enable. When the QE pin is set to 1 , the Quad IO2 and IO3 pins are enabled. (It is best to set the QE bit to 0 to avoid short issues if the WP# or HOLD# pin is tied directly to the power supply or ground) .

LB3, LB2, LB1 bit.

The LB3 , LB2 , and LB1 bit is a non-volatile One Time Program (OTP) bit in Status Register (S13- S11) that provide the write protect control and status to the Security Registers. The default state of LB3 , LB2 , and LB1 is 0 , the security registers are unlocked. LB3 , LB2 , and LB1 can be set to 1 individually using the Write Register instruction. LB3 , LB2 , and LB1 is One Time Programmable, once it' s set to 1 , the Security Registers will become read- onlypermanently.

CMP bit

The CMP bit is a non- volatile Read/Write bit in the Status Register (S14) . It is used in conjunction with the BP4 - BP0 bits to provide more flexibility for the array protection. Please see the Status registers Memory Protection table for details. The default setting is CMP=0 .

SUS1 , SUS2 bit

The SUS1 and SUS2 bits are read only bits in the status register (S1 5 , S1 0) that is set to 1 after executing an Erase/ Program Suspend (75H) command. SUS1will be set 1 for erase suspend, and SUS2will be set 1 for program suspend. The SUS1 and SUS2 bits will be cleared to 0 by Erase/ Program Resume (7 AH) command as well as a power- down , power- up cycle.

7. COMMANDS DESCRIPTION

All commands, addresses and data are shifted in and out of the device, beginning with the most significant bit on the first rising edge of SCLK after CS# is driven low. Then, the one- Byte command code must be shifted in to the device, with most significant bit first on SI, and each bit is latched on the rising edges of SCLK.

See Table2 , every command sequence starts with a one- Byte command code. Depending on the command, this might be followed by address Bytes, or by data Bytes, or by both or none. CS# must be driven high after the last bit of the command sequence has been completed. For the commands of Read, Fast Read, Read Status Register or Release from Deep Power-Down, and Read Device ID, the shifted- in command sequence is followed by a data- out sequence. All read instruction can be completed after any bit of the data- out sequence is being shifted out, and then CS# must be driven high to return to deselected status.

For the commands of Page Program, Sector Erase, Block Erase, Chip Erase, Write Status Register, Write Enable, Write Disable or Deep Power- Down command, CS# must be driven high exactly at a Byte boundary, otherwise the command is rejected, and is not executed. That means CS# must be driven high when the number of clock pulses after CS# being driven low is an exact multiple of eight . For Page Program, if CS# is driven high at any time the input Byte is not a full Byte, nothing will happen and WEL will not be reset.

Table2 . Commands (Standard/ Dual/Quad SPI)

Command Name	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	n- Bytes
Write Enable	06H						
Write Disable	04H						
Volatile SR Write Enable	50H						
Read Status Register	05H	(S7 - S0)					(continuous)
Read Status Register- 1	35H	(S15 - S8)					(continuous)
Write Status Register	01H	S7-S0	S15-S8				
Read Data	03H	A23-A16	A15-A8	A7-A0	(D7- D0)	(Next Byte)	(continuous)
Fast Read	0BH	A23-A16	A15-A8	A7-A0	dummy	(D7- D0)	(continuous)
Dual Output Fast Read	3BH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)(1)	(continuous)
Dual I/ O Fast Read	BBH	A23-A8(2)	A7-A0 M7- M0(2)	(D7-D0)(1)			(continuous)
Quad Output Fast Read	6BH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)(3)	(continuous)
Quad I/ O Fast Read	EBH	A23-A0 M7- M0(4)	dummy(5)	(D7-D0)(3)			(continuous)
Quad I/ O Word Fast Read(7)	E7H	A23-A0 M7- M0(4)	dummy(6)	(D7-D0)(3)			(continuous)
Continuous Read Mode Reset	FFH						
Page Program	02H	A23-A16	A15-A8	A7-A0	D7- D0	Next Byte	
Dual Input Page Program	A2H	A23-A16	A15-A8	A7-A0	D7- D0		
Quad Page Program	32H	A23-A16	A15-A8	A7-A0	D7- D0		
Sector Erase(1 K)	8BH	A23-A16	A15-A8	A7-A0			
Sector Erase(4 k)	20H	A23-A16	A15-A8	A7-A0			
Block Erase(32K)	52H	A23-A16	A15-A8	A7-A0			
Block Erase(6 4 K)	D8H	A23-A16	A15-A8	A7-A0			
Chip Erase	C7/60H						
Enable Reset	66H						
Reset	99H						

Program/ Erase Suspend	75/ B0H						
Program/ Erase Resume	7A/30H						
Deep Power- Down	B9H						
Release From Deep Power- Down, And Read Device ID	ABH	dumm y	dummy	dummy	(DID7- DID0)		(continuous)
Release From Deep Power- Down	ABH						
Manufacturer/ Device ID	90H	dumm y	dummy	00H	(MID7- MID0)	(DID7- DID0)	(continuous)
Manufacturer/ Device ID by Dual I/ O	92H	A23-A8	A7-A0, M7- M0	(MID7- MID0) (DID7- DID0)			(continuous)
Quad Manufacturer/ Device ID by Quad I/ O	94H	A23-A0 M7- M0	Dummy(9) (MID7- MID0) (DID7- DID0)				(continuous)
Read Unique ID	4BH	dumm y	dummy	dummy	dummy	(UID7- UID0)	(continuous)
Set burst length	77H	dummy(10) M7- M0					
Read Serial Flash Discoverable Parameter	5AH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(continuous)
Read Identification	9FH	(MID7 - M0)	(JDID15- JDID8)	(JDID7- JDID0)			(continuous)
Erase Security Registers(8)	44H	A23-A16	A15-A8	A7-A0			
Program Security Registers(8)	42H	A23-A16	A15-A8	A7-A0	D7- D0	D7- D0	
Read Security Registers(8)	48H	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	

NOTE:

1 . Dual Output data

IO0 = (D6 , D4, D2, D0) IO1 = (D7, D5, D3, D1)

2 . Dual Input Address

IO0 = A22 , A20 , A18 , A16, A14, A12, A10, A8 A6, A4, A2, A0, M6, M4, M2, M0

IO1 = A23 , A21 , A19 , A17 , A15 , A13 , A11 , A9 A7, A5, A3, A1, M7, M5, M3, M 1

3 . Quad Output Data

IO0 = (D4, D0, … ..)

IO1 = (D5, D1, … ..)

IO2 = (D6, D2, … ..)

IO3 = (D7, D3, … ..)

4 . Quad Input Address

IO0 = A20, A16 , A12 , A8, A4, A0, M4, M0

IO1 = A21, A17 , A13 , A9, A5, A1, M5, M1

IO2 = A22 , A18 , A14 , A10 , A6, A2, M6, M2

IO3 = A23 , A19 , A15 , A11 , A7, A3, M7, M3

5 . Fast Read Quad I/ O Data

IO0 = (x, x, x, x, D4, D0, …)

IO1 = (x, x, x, x, D5, D1, …)

IO2 = (x, x, x, x, D6, D2, …)

IO3 = (x, x, x, x, D7, D3, …)

6 . Fast Word Read Quad I/ O Data

IO0 = (x, x, D4, D0, …)

IO1 = (x, x, D5, D1, …)

IO2 = (x, x, D6, D2, …)

IO3 = (x, x, D7, D3, …)

7 . Fast Word Read Quad I/ O Data: the lowest address bit must be0 .

8 . Security Registers Address:

Security Register0 : A23-A16=00H, A15-A8=00H, A7-A0= Byte Address;

Security Register1 : A23-A16=00H, A15-A8=01H, A7-A0= Byte Address;

Security Register2 : A23-A16=00H, A15-A8=02H, A7-A0= Byte Address;

Security Register3 : A23-A16=00H, A15-A8=03H, A7-A0= Byte Address.

9 . Address, Continuous Read Mode bits, Dummy bits, Manufacture ID and Device ID

IO0 = (A20 , A16 , A12 , A8, A4, A0, M4, M0, x, x, x, x, MID4, MID0, DID4, DID0, …)

IO1 = (A21 , A17 , A13 , A9, A5, A1, M5, M1, x, x, x, x, MID5, MID1, DID5, DID1, …)

IO2 = (A22 , A18 , A14 , A10 , A6, A2, M6, M2, x, x, x, x, MID6, MID2, DID6, DID2, …)

IO3 = (A23 , A19 , A15, A11, A7, A3, M7, M3, x, x, x, x, MID7, MID3, DID7, DID3, …)

1 0 . Dummy bits and Wrap Bits

IO0 = (x, x, x, x, x, x, W4,x)

IO1 = (x, x, x, x, x, x, W5, x)

IO2 = (x, x, x, x, x, x, W6, x)

IO3 = (x, x, x, x, x, x, x, x)

Table of ID Definitions:

AL25Q80

Operation Code	MID7- MID0	ID15- ID8	ID7- ID0
9FH	BA	60	14
90H	BA		13
ABH			13

7 .1. Write Enable (WREN) (06H)

The Write Enable (WREN) command is for setting the Write Enable Latch (WEL) bit. The Write Enable Latch (WEL) bit must be set prior to every Page Program (PP) , Sector Erase (SE) , 1 K Sector Erase (SE1 K) , 32 K Block Erase (BE32) , 64K Block Erase (BE64) , Chip Erase (CE) , Write Status Register (WRSR) and Erase/Program Security Registers command. The Write Enable (WREN) command sequence: CS# goes low → sending the Write Enable command → CS# goes high.

Figure 2 . Write Enable Sequence Diagram



7 .2. Write Disable (WRDI) (04H)

The Write Disable command is for resetting the Write Enable Latch (WEL) bit. The Write Disable command sequence: CS# goes low Sending the Write Disable command CS# goes high. The WEL bit is reset by following condition: Power- up and upon completion of the Write Status Register, Page Program, Sector Erase, 1 K Sector Erase (SE1 K) , 3 2 K Block Erase (BE3 2) , 6 4 K Block Erase(BE6 4) , Chip Erase, Erase/ Program Security Registers and Reset commands.

Figure 3 . Write Disable Sequence Diagram



7 .3. Read Status Register (RDSR) (05H or 35H)

The Read Status Register (RDSR) command is for reading the Status Register. The Status Register may be read at any time, even while a Program, Erase orWrite Status Register cycle is in progress. When one of these cycles is in progress, it is recommended to check the Write In Progress (WIP) bit before sending a new command to the device. It is also possible to read the Status Register continuously. For command code " 0 5 H" , the SO will output Status Register bits S7 ~ S0 . The command code "35 H" , the SO will output Status Register bitsS15~ S8 .

Figure 4 . Read Status Register Sequence Diagram



7 .4 . Write Status Register (WRSR) (01H)

The Write Status Register (WRSR) command allows new values to be written to the Status Register. Before it can be accepted, a Write Enable (WREN) command must previously have been executed. After the Write Enable (WREN) command has been decoded and executed, the device sets the Write Enable Latch(WEL) .

The Write Status Register (WRSR) command has no effect on S15 , S10 , S1 and S0 of the Status Register. CS# must be driven high after the eighth or sixteen bit of the data Byte has been latched in. If not, the Write Status Register (WRSR) command is not executed. If CS# is driven high after eighth bit of the data Byte, the CMP and QE bit will be cleared to 0 . As soon as CS# is driven high, the self- timed Write Status Register cycle (whose duration is tw) is initiated. While the Write Status Register cycle is in progress, the Status Register may still be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self- timed Write Status Register cycle, and is 0 when it is completed. When the cycle is completed, the Write Enable Latch (WEL) isreset.

The Write Status Register (WRSR) command allows the user to change the values of the Block Protect (BP4 , BP3 , BP2 , BP1 , BP0) bits, to define the size of the area that is to be treated as read- only, as defined in Table1 . The Write Status Register (WRSR) command also allows the user to set or reset the Status Register Protect (SRP1 , SRP0) bit in accordance with the Write Protect (WP#) signal. The Status Register Protect (SRP1 , SRP0) bit and Write Protect (WP#) signal allow the device to be put in the Hardware Protected Mode. The Write Status Register (WRSR) command is not executed once the Hardware Protected Mode is entered .

Figure 5 . Write Status Register Sequence Diagram



7 .5 . Write Enable for Volatile Status Register (50H)

The non- volatile Status Register bits can also be written to as volatile bits. This gives more flexibility to change the system configuration and memory protection schemes quickly without waiting for the typical non- volatile bit write cycles or affecting the endurance of the Status Register non- volatile bits. The Write Enable for Volatile Status Register command must be issued prior to a Write Status Register command and any other commands can' t be inserted between them. Otherwise, Write Enable for Volatile Status Register will be cleared. The Write Enable for Volatile Status Register command will not set the Write Enable Latch bit, it is only valid for the Write Status Register command to change the volatile Status Register bit values.

Figure 6 . Write Enable for Volatile Status Register Sequence Diagram



7.6. Read Data Bytes (READ) (03H)

The Read Data Bytes (READ) command is followed by a 3 - Byte address (A23 - A0) , and each bit is latched- in on the rising edge of SCLK. Then the memory content at that address is shifted out on SO, and each bit is shifted out at a Max frequency fR on the falling edge of SCLK. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out . The whole memory can, therefore, be read with a single Read Data Bytes (READ) command. Any Read Data Bytes (READ) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

Figure 7 . Read Data Bytes Sequence Diagram



7 .7 . Read Data Bytes at Higher Speed (Fast Read) (0BH)

The Read Data Bytes at Higher Speed (Fast Read) command is for quickly reading data out. It is followed by a 3- Byte address (A2 3 - A0) and a dummy Byte, and each bit is latched- in on the rising edge of SCLK . Then the memory content at that address is shifted out on SO, and each bit is shifted out at a Max frequency fC, on the falling edge of SCLK. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out .

Figure 8 . Read Data Bytes at Higher Speed Sequence Diagram



7 .8. Dual Output Fast Read (3BH)

The Dual Output Fast Read command is followed by 3- Byte address (A23-A0) and a dummy Byte, each bit being latched in during the rising edge of SCLK, then the memory contents are shifted out 2 - bit per clock cycle from SI and SO. The command sequence is shown in followed Figure 9 The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out .

Figure 9 . Dual Output Fast Read Sequence Diagram



7 .9. Quad Output Fast Read (6BH)

The Quad Output Fast Read command is followed by 3 - Byte address (A2 3 - A0) and a dummy Byte, each bit being latched in during the rising edge of SCLK, then the memory contents are shifted out 4- bit per clock cycle from IO3 , IO2 , IO1 and IO0 . The command sequence is shown in followed Figure 1 0 . The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out .

Figure 1 0 . Quad Output Fast Read Sequence Diagram



7. 10. Dual I/O Fast Read (BBH)

The Dual I/ O Fast Read command is similar to the Dual Output Fast Read command but with the capability to input the 3 - Byte address (A23 - 0) and a "Continuous Read Mode" Byte 2- bit per clock by SI and SO, and each bit is latched in on the rising edge of SCLK, then the memory contents are shifted out 2- bit per clock cycle from SI and SO. The command sequence is shown in followed Figure 1 1 . The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shiftedout.

Dual I/ O Fast Read with " Continuous Read Mode"

The Dual I/ O Fast Read command can further reduce command overhead through setting the " Continuous Read Mode" bits (M7 - 0) after the input 3 - Byte address (A23 - A0) . If the " Continuous Read Mode" bits (M7 - 0) =AXH, then the next Dual I/ O Fast Read command (after CS# is raised and then lowered) does not require the BBH command code. The command sequence is shown in followed Figure 1 1 . If the "Continuous Read Mode" bits (M7-0) are any value other than AXH, the next command requires the first BBH command code, thus returning to normal operation. A " Continuous Read Mode" Reset command can be used to reset (M7 - 0) before issuing normal command.

Figure 1 1 . Dual I/ O Fast Read Sequence Diagram (M7 - 0= 0XH or not AXH)



Figure 12 . Dual I/ O Fast Read Sequence Diagram (M7 - 0= AXH)



7 .11. Quad I/O Fast Read (EBH)

The Quad I/ O Fast Read command is similar to the Dual I/ O Fast Read command but with the capability to input the 3 - Byte address (A23-0) and a “Continuous Read Mode” Byte and 4- dummy clock 4- bit per clock by IO0 , IO1 , IO2 , IO3 , each bit being latched in during the rising edge of SCLK, then the memory contents are shifted out 4 - bit per clock cycle from IO0 , IO1 , IO2 , IO3 . The command sequence is shown in followed Figure 13 . The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out . The Quad Enable bit (QE) of Status Register (S9) must be set to enable for the Quad I/ O Fast readcommand.

Quad I/ O Fast Read with “ Continuous Read Mode”

The Quad I/ O Fast Read command can further reduce command overhead through setting the “ Continuous Read Mode” bits (M7-0) after the input 3- Byte address (A23-A0) . If the “Continuous Read Mode” bits (M7-0) =AXH, then the next Quad I/ O Fast Read command (after CS# is raised and then lowered) does not require the EBH command code. The command sequence is shown in followed Figure 1 4 . If the “ Continuous Read Mode” bits (M7 - 0) are any value other than AXH, the next command requires the first EBH command code, thus returning to normal operation. A “ Continuous Read Mode” Reset command can be used to reset (M7 - 0) before issuing normalcommand.

Figure 13 . Quad I/ O Fast Read Sequence Diagram (M7 - 0= 0XH or not AXH)



Figure 14 . Quad I/ O Fast Read Sequence Diagram (M7 - 0= AXH)



7 . 12. Quad I/O Word Fast Read (E7H)

The Quad I/ O Word Fast Read command is similar to the Quad I/ O Fast Read command except that the lowest address bit (A0) must be equal 0 and there are only 2 - dummy clock. The command sequence is shown in followed Figure 1 5 . The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out . The Quad Enable bit (QE) of Status Register (S9) must be set to enable for the Quad I/ O Word Fast read command.

Quad I/ O Word Fast Read with " Continuous Read Mode"

The Quad I/ O Word Fast Read command can further reduce command overhead through setting the " Continuous Read Mode" bits (M7-0) after the input 3- Byte address (A23-A0) . If the "Continuous Read Mode" bits (M7-0) =AXH, then the next Quad I/ O Word Fast Read command (after CS# is raised and then lowered) does not require the E7 H command code. The command sequence is shown in followed Figure 1 6 . If the " Continuous Read Mode" bits (M7 - 0) are any value other than AXH, the next command requires the first E7 H command code, thus returning to normal operation. A " Continuous Read Mode" Reset command can be used to reset (M7 - 0) before issuing normalcommand.

Figure 15 . Quad I/ O Word Fast Read Sequence Diagram (M7 - 0= 0XH or not AXH)



Figure 16 . Quad I/ O Word Fast Read Sequence Diagram (M7 - 0= AXH)



7 .13. Set Burst with Wrap (77H)

The Set Burst with Wrap command is used in conjunction with " Quad I/ O Fast Read" and " Quad I/ O Word Fast Read" command to access a fixed length of 8/ 16/ 32/64- byte section within a 256- byte page.

The Set Burst with Wrap command sequence: CS# goes low → Send Set Burst with Wrap command → Send 24 dummy bits→ Send 8 bits "Wrap bits" → CS# goes high.

W6 ,W5	W4=0		W4 =1 (default)	
	Wrap Aroud	Wrap Length	Wrap Aroud	Wrap Length
0,0	Yes	8- byte	No	N/A
0,1	Yes	16-byte	No	N/A
1,0	Yes	32- byte	No	N/A
1,1	Yes	64- byte	No	N/A

If the W6 - W4 bits are set by the Set Burst with Wrap command, all the following " Quad I/ O Fast Read" and " Quad I/ O Word Fast Read" command will use the W6 - W4 setting to access the 8/ 16/ 32/ 64 - byte section within any page. To exit the " Wrap Around" function and return to normal read operation, another Set Burst with Wrap command should be issued to set W4=1 .

Figure 1 7 . Set Burst with Wrap Sequence Diagram



7.14. Page Program (PP) (02H)

The Page Program (PP) command is for programming the memory. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command.

The Page Program (PP) command is entered by driving CS# Low, followed by the command code, three address Bytes and at least one data Byte on SI. If the 8 least significant address bits (A7 - A0) are not all zero, all transmitted data that goes beyond the end of the current page are programmed from the start address of the same page (from the address whose 8 least significant bits (A7 - A0) are all zero) . CS# must be driven low for the entire duration of the sequence. The Page Program command sequence: CS# goes low → sending Page Program command → 3 - Byte address on SI → at least 1 Byte data on SI → CS# goes high. The command sequence is shown in Figure 1 8 . If more than 256 Bytes are sent to the device, previously latched data are discarded and the last 25 6 data Bytes are guaranteed to be programmed correctly within the same page. If less than 2 5 6 data Bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other Bytes of the same page. CS# must be driven high after the eighth bit of the last data Byte has been latched in; otherwise the Page Program (PP) command is notexecuted.

As soon as CS# is driven high, the self- timed Page Program cycle (whose duration is t_{PP}) is initiated. While the Page Program cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit isreset.

A Page Program (PP) command applied to a page which is protected by the Block Protect (BP4 , BP3 , BP2 , BP1 , and BP0) is not executed.

Figure 1 8 . Page Program Sequence Diagram



7.15. Dual Input Page Program (A2H)

The Dual Input Page Program command is for programming the memory using two pins: IO0 , IO1 . A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Dual Input Page Program command. The quad Page Program command is entered by driving CS# Low, followed by the command code (A2H) , three address Bytes and at least one data Byte on IO pins.

The command sequence is shown in Figure 1 9 . If more than 256 Bytes are sent to the device, previously latched data are discarded and the last 2 5 6 data Bytes are guaranteed to be programmed correctly within the same page. If less than 2 5 6 data Bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other Bytes of the same page. CS# must be driven high after the eighth bit of the last data Byte has been latched in; otherwise the Dual Input Page Program command is not executed.

As soon as CS# is driven high, the self- timed Dual Input Page Program cycle (whose duration is t_{PP}) is initiated. While the Dual Input Page Program cycle is in progress, the Status Register may be read to check the value of theWrite In Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self- timed Dual Input Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Dual Input Page Program command applied to a page which is protected by the Block Protect (BP4 , BP3 , BP2 , BP1 , and BP0) is not executed.

Figure 1 9 . Dual input Page Program Sequence Diagram



7 .16. Quad Page Program (32H)

The Quad Page Program command is for programming the memory using four pins: IO0 , IO1 , IO2 , and IO3 . To use Quad Page Program the Quad enable in status register Bit9 must be set (QE=1) . A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command. The quad Page Program command is entered by driving CS# Low, followed by the command code (3 2 H) , three address Bytes and at least one data Byte on IO pins.

The command sequence is shown in Figure 20 . If more than 256 Bytes are sent to the device, previously latched data are discarded and the last 2 5 6 data Bytes are guaranteed to be programmed correctly within the same page. If less than 2 5 6 data Bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other Bytes of the same page. CS# must be driven high after the eighth bit of the last data Byte has been latched in; otherwise the Quad Page Program (PP) command is not executed.

As soon as CS# is driven high, the self- timed Quad Page Program cycle (whose duration is t_{PP}) is initiated. While the Quad Page Program cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self- timed Quad Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Quad Page Program command applied to a page which is protected by the Block Protect (BP4 , BP3 , BP2 , BP1 , and BP0) is not executed.

Figure 2 0 . Quad Page Program Sequence Diagram



7 . 17. 1KB Sector Erase (SE1K) (8BH)

The Sector Erase 1 K(SE1 K) command is used to erase all the data of the chosen sector. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The Sector Erase 1 K(SE1 K) command is entered by driving CS# low, followed by the command code, and 3 - address Byte on SI. Any address inside the sector is a valid address for the Sector Erase 1 K (SE1 K) command. CS# must be driven low for the entire duration of the sequence.

The Sector Erase command sequence: CS# goes low → sending Sector Erase command → 3 - Byte address on SI → CS# goes high. The command sequence is shown in Figure 2 1 . CS# must be driven high after the eighth bit of the last address Byte has been latched in; otherwise the Sector Erase 1 K (SE1 K) command is not executed. As soon as CS# is driven high, the self- timed Sector Erase cycle (whose duration is t_{SE}) is initiated. While the Sector Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self- timed Sector Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A Sector Erase 1 K (SE1 K) command applied to a sector which is protected by the Block Protect (BP4 , BP3 , BP2 , BP1 , and BP0) bit (see Table1& 1a) is notexecuted.

Figure 21 . Sector Erase 1 K Sequence Diagram



7 .18. Sector Erase (SE) (20H)

The Sector Erase (SE) command is used to erase all the data of the chosen sector. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The Sector Erase (SE) command is entered by driving CS# low, followed by the command code, and 3 - address Byte on SI. Any address inside the sector is a valid address for the Sector Erase (SE) command. CS# must be driven low for the entire duration of the sequence.

The Sector Erase command sequence: CS# goes low → sending Sector Erase command → 3 - Byte address on SI → CS# goes high. The command sequence is shown in Figure 2 2 . CS# must be driven high after the eighth bit of the last address Byte has been latched in; otherwise the Sector Erase (SE) command is not executed. As soon as CS# is driven high, the self- timed Sector Erase cycle (whose duration is t_{SE}) is initiated. While the Sector Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self- timed Sector Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A Sector Erase (SE) command applied to a sector which is protected by the Block Protect (BP4 , BP3 , BP2 , BP1 , and BP0) bit (see Table1& 1a) is notexecuted.

Figure 2 2 . Sector Erase Sequence Diagram



7 .19. 32KB Block Erase (BE32) (52H)

The 3 2 KB Block Erase (BE3 2) command is used to erase all the data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 3 2 KB Block Erase (BE3 2) command is entered by driving CS# low, followed by the command code, and three address Bytes on SI. Any address inside the block is a valid address for the 3 2 KB Block Erase (BE32) command. CS# must be driven low for the entire duration of the sequence.

The 32 KB Block Erase command sequence: CS# goes low → sending 32 KB Block Erase command → 3 - Byte address on SI → CS# goes high. The command sequence is shown in Figure 23 . CS# must be driven high after the eighth bit of the last address Byte has been latched in; otherwise the 32 KB Block Erase (BE32) command is not executed. As soon as CS# is driven high, the self- timed Block Erase cycle (whose duration is t_{BE1}) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self- timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 3 2 KB Block Erase (BE3 2) command applied to a block which is protected by the Block Protect (BP4 , BP3 , BP2 , BP1 , and BP0) bits (see Table1& 1a) is not executed.

Figure 23 . 32 KB Block Erase Sequence Diagram



7 .20. 64KB Block Erase (BE64) (D8H)

The 6 4 KB Block Erase (BE6 4) command is used to erase all the data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 6 4 KB Block Erase (BE6 4) command is entered by driving CS# low, followed by the command code, and three address Bytes on SI. Any address inside the block is a valid address for the 6 4 KB Block Erase (BE64) command. CS# must be driven low for the entire duration of the sequence.

The 64 KB Block Erase command sequence: CS# goes low → sending 64 KB Block Erase command → 3 - Byte address on SI → CS# goes high. The command sequence is shown in Figure 24 . CS# must be driven high after the eighth bit of the last address Byte has been latched in; otherwise the 64 KB Block Erase (BE64) command is not executed. As soon as CS# is driven high, the self- timed Block Erase cycle (whose duration is t_{BE2}) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self- timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 6 4 KB Block Erase (BE6 4) command applied to a block which is protected by the Block Protect (BP4 , BP3 , BP2 , BP1 , and BP0) bits (see Table1& 1a) is not executed.

Figure 24 . 64 KB Block Erase Sequence Diagram



7.21. Chip Erase (CE) (60/C7H)

The Chip Erase (CE) command is used to erase all the data of the chip. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit . The Chip Erase (CE) command is entered by driving CS# Low, followed by the command code on Serial Data Input (SI) . CS# must be driven Low for the entire duration of the sequence.

The Chip Erase command sequence: CS# goes low → sending Chip Erase command → CS# goes high. The command sequence is shown in Figure 2 5 . CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Chip Erase command is not executed. As soon as CS# is driven high , the self- timed Chip Erase cycle (whose duration is t_{CE}) is initiated. While the Chip Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self- timed Chip Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Chip Erase (CE) command is executed if the Block Protect (BP2 , BP1 , and BP0) bits are 0 and CMP=0 or the Block Protect (BP2 , BP1 , and BP0) bits are 1 and CMP=1 . The Chip Erase (CE) command is ignored if one or more sectors are protected.

Figure 2 5 . Chip Erase Sequence Diagram



7.22. Deep Power-Down (DP) (B9H)

Executing the Deep Power- Down (DP) command is the only way to put the device in the lowest consumption mode (the Deep Power- Down Mode) . It can also be used as an extra software protection mechanism, while the device is not in active use, since in this mode, the device ignores all Write, Program and Erase commands. Driving CS# high deselects the device, and puts the device in the Standby Mode (if there is no internal cycle currently in progress) . But this mode is not the Deep Power- Down Mode . The Deep Power- Down Mode can only be entered by executing the Deep Power- Down (DP) command. Once the device has entered the Deep Power- Down Mode, all commands are ignored except the Release from Deep Power- Down and Read Device ID (RDI) command. These commands can release the device from this mode. The Release from Deep Power- Down and Read Device ID (RDI) command releases the device from deep power down mode , also allows the Device ID of the device to be output onSO .

The Deep Power- Down Mode automatically stops at Power- Down, and the device is in the Standby Mode after Power- Up.

The Deep Power- Down command sequence: CS# goes low → sending Deep Power- Down command → CS# goes high. The command sequence is shown in Figure 26 . CS# must be driven high after the eighth bit of the command code has

been latched in; otherwise the Deep Power- Down (DP) command is not executed. As soon as CS# is driven high, it requires a delay of tDP before the supply current is reduced to ICC2 and the Deep Power- Down Mode is entered . Any Deep Power- Down (DP) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

Figure 2 6 . Deep Power- Down Sequence Diagram



7.23. Release from Deep Power-Down or High Performance Mode and Read Device ID (RDI) (ABH)

The Release from Power-Down or High Performance Mode / Device ID command is a multi-purpose command. It can be used to release the device from the Power-Down state or High Performance Mode or obtain the devices electronic identification (ID) number.

To release the device from the Power-Down state or High Performance Mode, the command is issued by driving the CS# pin low, shifting the instruction code "ABH" and driving CS# high as shown in Figure 27. Release from Power-Down will take the time duration of t_{RES1} (See AC Characteristics) before the device will resume normal operation and other command are accepted. The CS# pin must remain high during the tRES1 time duration.

When used only to obtain the Device ID while not in the Power-Down state, the command is initiated by driving the CS# pin low and shifting the instruction code "ABH" followed by 3-dummy Byte. The Device ID bits are then shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure 28. The Device ID value is listed in Manufacturer and Device Identification table. The Device ID can be read continuously. The command is completed by driving CS# high.

When used to release the device from the Power-Down state and obtain the Device ID, the command is the same as previously described, and shown in Figure 28, except that after CS# is driven high it must remain high for a time duration of t_{RES2} (See AC Characteristics). After this time duration the device will resume normal operation and other command will be accepted. If the Release from Power-Down / Device ID command is issued while an Erase, Program or Write cycle is in process (when WIP equal 1) the command is ignored and will not have any effects on the current cycle.

Figure 27. Release Power-Down Sequence or High Performance Mode Sequence Diagram



Figure 28. Release Power-Down/ Read Device ID Sequence Diagram



7.24 . Read Manufacture ID/ Device ID (REMS) (90H)

The Read Manufacturer/ Device ID command is an alternative to the Release from Power- Down / Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID.

The command is initiated by driving the CS# pin low and shifting the command code “90H” followed by a 24- bit address (A23 - A0) of 000 00 0 H. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure 29 . If the 24 - bit address is initially set to 000001 H, the Device ID will be read first.

Figure 2 9 . Read Manufacture ID/ Device ID Sequence Diagram



7 .25. Dual I/O Read Electronic Manufacturer ID/ Device ID (92H)

The Dual I/ O Read Manufacturer/ Device ID command is an alternative to the Release from Power- Down / Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific DeviceID by dual I/ O.

The command is initiated by driving the CS# pin low and shifting the command code “92H” followed by a 24- bit address (A23 - A0) of 000 00 0 H. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure 30 . If the 24 - bit address is initially set to 000001 H, the Device ID will be read first.

Figure 3 0 . Dual I/ O Read Manufacture ID/ Device ID Sequence Diagram



7 .26 . Quad I/O Read Electronic Manufacturer ID/ Device ID (94H)

The Quad I/ O Read Manufacturer/ Device ID command is an alternative to the Release from Power- Down / Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID by quad I/ O.

The command is initiated by driving the CS# pin low and shifting the command code “94H” followed by a 24- bit address (A23-A0) of 000000H, and 4 dummy clocks. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure 31 . If the 24- bit address is initially set to 000001 H, the Device ID will be read first.

Figure 31 . Quad I/ O Read Manufacture ID/ Device ID Sequence Diagram



7 .27. Read Identification (RDID) (9FH)

The Read Identification (RDID) command allows the 8 - bit manufacturer identification to be read, followed by two Bytes of device identification. The device identification indicates the memory type in the first Byte , and the memory capacity of the device in the second Byte. The Read Identification (RDID) command while an Erase or Program cycle is in progress is not decoded, and has no effect on the cycle that is in progress. The Read Identification (RDID) command should not be issued while the device is in Deep Power- Down Mode.

The device is first selected by driving CS# low. Then, the 8 - bit command code for the command is shifted in. This is followed by the 2 4 - bit device identification, stored in the memory, Each bit is shifted out on the falling edge of Serial Clock. The command sequence is shown in Figure 32 . The Read Identification (RDID) command is terminated by driving CS# high at any time during data output. When CS# is driven high, the device is in the Standby Mode. Once in the Standby Mode, the device waits to be selected, so that it can receive, decode and executecommands.

Figure 3 2 . Read Identification ID Sequence Diagram



7 .28 . Continuous Read Mode Reset (CRMR) (FFH)

The Dual/ Quad I/ O Fast Read operations, “ Continuous Read Mode” bits (M7 - 0) are implemented to further reduce command overhead . By setting the (M7 - 0) to AXH, the next Dual/ Quad I/ O Fast Read operations do not require the BBH/ EBH/ E7 H command code.

Because the AL25Q80 has no hardware reset pin, so if Continuous Read Mode bits are set to “AXH” , the AL25Q80 will not recognize any standard SPI commands. So Continuous Read Mode Reset command will release the Continuous Read Mode from the “ AXH” state and allow standard SPI command to be recognized. The command sequence is show in Figure 33 .

Figure 3 3 . Continuous Read Mode Reset Sequence Diagram



7.29. Read Unique ID (4BH)

The Read Unique ID command accesses a factory- set read- only 1 2 8 bit number that is unique to each AL25Q80 device. The Unique ID can be used in conjunction with user software methods to help prevent copying or cloning of a system. The Read Unique ID command sequence: CS# goes low → sending Read Unique ID command →Dummy Byte1 →Dummy Byte2 →Dummy Byte3 →Dummy Byte4 →1 2 8bit Unique ID Out →CS# goes high. The command sequence is show below.

Figure 3 4 . Read Unique ID Sequence Diagram



7.30. Program/Erase Suspend (PES) (75/ B0H)

The Program/ Erase Suspend command "75/ B0H" , allows the system to interrupt a page program or sector/ block erase operation and then read data from any other sector or block. The Write Status Register command (01 H) and Erase/ Program Security Registers command (44 H, 42 H) and Erase commands (8 BH, 20 H, 52 H, D8 H, C7 H, 60 H) and Page Program command (02 H / 32 H) are not allowed during Program suspend. The Write Status Register command (01 H) and Erase Security Registers command (44 H) and Erase commands (8 BH, 20 H, 52 H, D8 H, C7H, 60 H) are not allowed during Erase suspend. Program/ Erase Suspend is valid only during the page program or sector/ block erase operation. A maximum of time of " tsus" (See AC Characteristics) is required to suspend the program/ erase operation.

The Program/ Erase Suspend command will be accepted by the device only if the SUS2/ SUS1 bit in the Status Register equal to 0 and WIP bit equal to 1 while a Page Program or a Sector or Block Erase operation is on- going. If the SUS2/ SUS1 bit equal to 1 or WIP bit equal to 0 , the Suspend command will be ignored by the device. The WIP bit will be cleared from 1 to 0 within " tsus" and the SUS2/ SUS1 bit will be set from 0 to 1 immediately after Program/ Erase Suspend. A power- off during the suspend period will reset the device and release the suspend state. The command sequence is show in Figure 35 .

Figure 35 . Program/ Erase Suspend Sequence Diagram



7 .31. Program/Erase Resume (PER) (7A/30H)

The Program/ Erase Resume command must be written to resume the program or sector/ block erase operation after a Program/ Erase Suspend command. The Program/ Erase Resume command will be accepted by the device only if the SUS2 / SUS1 bit equal to 1 and the WIP bit equal to 0 . After issued the SUS2/ SUS1 bit in the status register will be cleared from 1 to 0 immediately, the WIP bit will be set from 0 to 1 within 200 ns and the Sector or Block will complete the erase operation or the page will complete the program operation. The Program/ Erase Resume command will be ignored unless a Program/ Erase Suspend is active. The command sequence is show in Figure 36 .

Figure 36 . Program/ Erase Resume Sequence Diagram



7.32. Erase Security Registers (44H)

The AL25Q80 provides three 1024-Byte Security Registers which can be read and programmed individually. These registers may be used by the system manufacturers to store security and other important information separately from the main memory array.

The Erase Security Registers command is similar to Sector/ Block Erase command. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit.

The Erase Security Registers command sequence: CS# goes low → sending Erase Security Registers command → 3-Byte address on SI →CS# goes high. The command sequence is shown in Figure 37. CS# must be driven high after the eighth bit of the last byte of address has been latched in, otherwise the Erase Security Registers command is not executed. As soon as CS# is driven high, the self-timed Erase Security Registers cycle (whose duration is t_{SE}) is initiated. While the Erase Security Registers cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Erase Security Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Security Registers Lock Bit (LB3 - 1) in the Status Register can be used to OTP protect the security registers. Once the LB3 - 1 bits is set to 1, the Security Registers will be permanently locked; the Erase Security Registers command will be ignored.

Address	A23-A16	A15-A12	A11-A10	A9-A0
Security Registers # 1	00H	0001	0	Byte Address
Security Registers # 2	00H	0010	0	Byte Address
Security Registers # 3	00H	0011	0	Byte Address

Figure 37. Erase Security Registers command Sequence Diagram



7.33. Program Security Registers (42H)

The Program Security Registers command is similar to the Page Program command. Each security register contains four pages content. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Program Security Registers command. The Program Security Registers command is entered by driving CS# Low, followed by the command code (42H), three address Bytes and at least one data Byte on SI. As soon as CS# is driven high, the self-timed Program Security Registers cycle (whose duration is t_{PP}) is initiated. While the Program Security Registers cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Program Security Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit isreset.

If the Security Registers Lock Bit (LB3-1) is set to 1, the Security Registers will be permanently locked. Program Security Registers command will be ignored.

Address	A23-A16	A15-A12	A11-A10	A9-A0
Security Registers # 1	00H	0001	0	Byte Address
Security Registers # 2	00H	0010	0	Byte Address
Security Registers # 3	00H	0011	0	Byte Address

Figure 3 8 . Program Security Registers command Sequence Diagram



7 .34. Read Security Registers (48H)

The Read Security Registers command is similar to Fast Read command . The command is followed by a 3 - Byte address (A23 - A0) and a dummy Byte, and each bit is latched- in on the rising edge of SCLK . Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency f_C , on the falling edge of SCLK. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out. Once the A9 - A0 address reaches the last Byte of the register (Byte 3 FFH) , it will reset to 00 0 H, the command is completed by driving CS# high.

Address	A23-A16	A15-A12	A11-A10	A9-A0
Security Registers # 1	00H	0001	0	Byte Address
Security Registers # 2	00H	0010	0	Byte Address
Security Registers # 3	00H	0011	0	Byte Address

Figure 3 9 . Read Security Registers command Sequence Diagram



7.35. Enable Reset (66H) and Reset (99H)

If the Reset command is accepted, any on- going internal operation will be terminated and the device will return to its default power- on state and lose all the current volatile settings, such as Volatile Status Register bits, Write Enable Latch status (WEL) , Program/ Erase Suspend status, Read Parameter setting (P7 - P0) , Continuous Read Mode bit setting (M7 - M0) and Wrap Bit Setting (W6-W4) .

The " Reset (9 9 H) " command sequence as follow: CS# goes low → Sending Enable Reset command → CS# goes high → CS# goes low → Sending Reset command → CS# goes high. Once the Reset command is accepted by the device, the device will take approximately t_{RST} = 30us / 120us / 4 ms to reset. During this period, no command will be accepted. Data corruption may happen if there is an on- going or suspended internal Erase or Program operation when Reset command sequence is accepted by the device. It is recommended to check the BUSY bit and the SUS bit in Status Register before issuing the Reset command sequence.

Figure 4 0 . Enable Reset and Reset command Sequence Diagram



7 .36 . Read Serial Flash Discoverable Parameter (5AH)

The Serial Flash Discoverable Parameter (SFDP) standard provides a consistent method of describing the functional and feature capabilities of serial flash devices in a standard set of internal parameter tables. These parameter tables can be interrogated by host system software to enable adjustments needed to accommodate divergent features from multiple vendors. The concept is similar to the one found in the Introduction of JEDEC Standard, JESD68 on CFI. SFDP is a standard of JEDEC Standard No. 216 .

Figure 4 1 . Read Serial Flash Discoverable Parameter command Sequence Diagram



Table3 . Signature and Parameter Identification Data Values

Descri ption	Comment	Add(H) (Byte)	DW Add (Bit)	Data	Data
SFDP Signature	Fixed :50444653H	00H	07:00	53H	53H
		01H	15:08	46H	46H
		02H	23:16	44H	44H
		03H	31:24	50H	50H
SFDP Minor Revision Number	Start from 00H	04H	07:00	06H	06H
SFDP Major Revision Number	Start from 01H	05H	15:08	01H	01H
Number of Parameters Headers	Start from 00H	06H	23:16	01H	01H
Unused	Contains 0 xFFH and can never be changed	07H	31:24	FFH	FFH
ID number (JEDEC)	00H: It indicates a JEDEC specified header	08H	07:00	00H	00H
Parameter Table Minor Revision Number	Start from 0x00 H	09H	15:08	06H	06H
Parameter Table Major Revision Number	Start from 0x01 H	0AH	23:16	01H	01H
Parameter Table Length (in double word)	How many DWORDs in the Parameter table	0BH	31:24	09H	09H
Parameter Table Pointer (PTP)	First address of JEDEC Flash Parameter table	0CH	07:00	30H	30H
		0DH	15:08	00H	00H
		0EH	23:16	00H	00H
Unused	Contains 0 xFFH and can never be changed	0FH	31:24	FFH	FFH
ID Number (A l o n g Device Manufacturer ID)	It is indicates A l o n g Device manufacturer ID	10H	07:00	86H	86H
Parameter Table Minor Revision Number	Start from 0x00 H	11H	15:08	00H	00H
Parameter Table Major Revision Number	Start from 0x01 H	12H	23:16	01H	01H
Parameter Table Length (in double word)	How many DWORDs in the Parameter table	13H	31:24	03H	03H
Parameter Table Pointer (PTP)	First address of A l o n g Device Flash Parameter ta ble	14H	07:00	60H	60H
		15H	15:08	00H	00H
		16H	23:16	00H	00H
Unused	Contains 0 xFFH and can never be changed	17H	31:24	FFH	FFH

Table4 . Parameter Table (0) : JEDEC Flash Parameter Tables

Descri ption	Comment	Add(H) (Byte)	DW Add (Bit)	Data	Data
Block/ Sector Erase Size	00: Reserved; 01: 4KB erase; 10: Reserved; 11 : not support 4KB erase	30H	01:00	01b	E5H
Write Granularity	0 : 1Byte, 1: 64Byte or larger		02	1b	
Write Enable Instruction Requested for Writing to Volatile Status Registers	0 : Nonvolatile status bit 1 : Volatile status bit (BP status register bit)		03	0b	
Write Enable Opcode Select for Writing to Volatile Status Registers	0: Use 50H Opcode, 1 : Use 06H Opcode, Note: If target flash status register is Nonvolatile, then bits 3 and 4 must be set to 00b.		04	0b	
Unused	Contains 111 b and can never be c hanged		07:05	111b	
4 KB Erase Opcode		31H	15:08	20H	20H
(1- 1-2) Fast Read	0=Not support, 1=Support	32H	16	1b	F1H
Address Bytes Number used in addressi ng flash array	00: 3Byte only, 01: 3 or 4Byte, 10: 4Byte only, 11: Reserved		18:17	00b	
Double Transfer Rate (DTR) c locking	0=Not support, 1=Support		19	0b	
(1-2-2) Fast Read	0=Not support, 1=Support		20	1b	
(1-4-4) Fast Read	0=Not support, 1=Support		21	1b	
(1- 1-4) Fast Read	0=Not support, 1=Support		22	1b	
Unused			23	1b	
Unused		33H	31:24	FFH	FFH
Flash Memory Density		37H:34H	31:00	007FFFFFH	
(1-4-4) Fast Read Number of Wait states	00000b : Wait states (Dummy Clocks) not support	38H	04:00	00100b	44H
(1-4-4) Fast Read Number of Mode Bits	000b : Mode Bits not support		07:05	010b	
(1-4-4) Fast Read Opcode		39H	15:08	EBH	EBH
(1- 1-4) Fast Read Number of Wait states	0 0000b : Wait states (Dummy Clocks) not support	3AH	20:16	01000b	08H
(1- 1-4) Fast Read Number of Mode Bits	000b : Mode Bits not support		23:21	000b	
(1- 1-4) Fast Read Opcode		3BH	31:24	6BH	6BH

Descri ption	Comment	Add(H) (Byte)	DW Add (Bit)	Data	Data
(1- 1-2) Fast Read Number of Wait states	0 0000b : Wait states (Dummy Clocks) not support	3CH	04:00	01000b	08H
(1- 1-2) Fast Read Number of Mode Bits	000b : Mode Bits not support		07:05	000b	
(1- 1-2) Fast Read Opcode		3DH	15:08	3BH	3BH
(1-2-2) Fast Read Number of Wait states	0 0000b : Wait states (Dummy Clocks) not support	3EH	20:16	00000b	80H
(1-2-2) Fast Read Number of Mode Bits	000b : Mode Bits not support		23:21	100b	
(1-2-2) Fast Read Opcode		3FH	31:24	BBH	BBH
(2- 2- 2) Fast Read	0=not support 1=support	40H	00	0b	EEH
Unused			03:01	111b	
(4-4-4) Fast Read	0=not support 1=support		04	0b	
Unused			07:05	111b	
Unused		43H:41H	31:08	0xFFH	0xFFH
Unused		45H:44H	15:00	0xFFH	0xFFH
(2- 2- 2) Fast Read Number of Wait states	0 0000b : Wait states (Dummy Clocks) not support	46H	20:16	00000b	00H
(2- 2- 2) Fast Read Number of Mode Bits	000b : Mode Bits not support		23:21	000b	
(2- 2- 2) Fast Read Opcode		47H	31:24	FFH	FFH
Unused		49H:48H	15:00	0xFFH	0xFFH
(4 -4-4) Fast Read Number of Wait states	0 0000b : Wait states (Dummy Clocks) not support	4AH	20:16	00000b	00H
(4-4-4) Fast Read Number of Mode Bits	000b : Mode Bits not support		23:21	000b	
(4-4-4) Fast Read Opcode		4BH	31:24	FFH	FFH
Sector Type 1 Size	Sector/block size=2 ^ N Bytes 0x00b : this sector type don't exist	4CH	07:00	0CH	0CH
Sector Type 1 erase Opcode		4DH	15:08	20H	20H
Sector Type 2 Size	Sector/block size=2 ^ N Bytes 0x00b : this sector type don't exist	4EH	23:16	0FH	0FH
Sector Type 2 erase Opcode		4FH	31:24	52H	52H
Sector Type 3 Size	Sector/block size=2 ^ N Bytes 0x00b : this sector type don't exist	50H	07:00	10H	10H
Sector Type 3 erase Opcode		51H	15:08	D8H	D8H
Sector Type 4 Size	Sector/block size=2 ^ N Bytes 0x00b : this sector type don't exist	52H	23:16	0AH	0AH
Sector Type 4 erase Opcode		53H	31:24	8BH	8BH

Table5 . Parameter Table (1) : Along Device Flash Parameter Tables

Descri ption	Comment	Add(H) (Byte)	DW Add (Bit)	Data	Data
Vcc Supply Maximum Voltage	2000H=2 .000V 2700H=2 .700V 3600H=3 .600V	61H:60 H	15:00	3600H	3600H
Vcc Supply Minimum Voltage	1650H=1 .650V 2250H=2 . 250V 2300H=2 .300V 2700H=2 .700V	63H:62 H	31:16	2700H	2700H
HW Reset# pin	0=not support 1=support	65H:64 H	00	0b	F99EH
HW Hold# pin	0=not support 1=support		01	1b	
Deep Power Down Mode	0=not support 1=support		02	1b	
SW Reset	0=not support 1=support		03	1b	
SW Reset Opcode	Should be issue Reset Enable(66 H) before Reset cmd.		11:04	99H	
Program Suspend/ Resume	0=not support 1=support		12	1b	
Erase Suspend/ Resume	0=not support 1=support		13	1b	
Unused			14	1b	
Wrap- Around Read mode	0=not support 1=support		15	1b	
Wrap- Around Read mode Opcode		66H	23:16	77H	77H
Wrap- Around Read data length	0 8H:support 8B wrap- around read 16H:8B& 16B 32H:8B& 16B&32B 64H:8B& 16B&32B&64B	67H	31:24	64H	64H
Individual block lock	0=not support 1=support	6BH:68 H	00	0b	EBFCH
Individual block lock bit (Volatile/ Nonvolatile)	0=Volatile 1=Nonvolatile		01	0b	
Individual block lock Opcode			09:02	FFH	
Individual block lock Volatile protect bit default protect status	0=protect 1=unprotect		10	0b	
Secured OTP	0=not support 1=support		11	1b	
Read Lock	0=not support 1=support		12	0b	
Permanent Lock	0=not support 1=support		13	1b	
Unused			15:14	11b	
Unused			31:16	FFFFH	FFFFH

8. ELECTRICAL CHARACTERISTICS

8 .1 . POWER- ON TIMING



Table6 . Power- Up Timing and Write Inhibit Threshold

Symbo l	Parameter	Min.	Max.	Unit
tVSL	VCC (min) To CS# Low	50	500	us
VWI	Write Inhibit Voltage	1.5	2.5	V

8 .2 . INITIAL DELIVERY STATE

The device is delivered with the memory array erased: all bits are set to 1 (each Byte contains FFH) . The Status Register contains 00H (all Status Register bits are 0) .

8 .3 . ABSOLUTE MAXIMUM RATINGS

Parameter	Value	Unit
Ambient Operating Temperature	-40 to 85	℃
Storage Temperature	- 65 to 150	℃
Applied Input / Output Voltage	-0 .6 to VCC+0 .4	V
Transient Input / Output Voltage(note: overshoot)	-2 .0 to VCC+2 . 0	V
VCC	-0 .6 to 4 .2	V

Figure 4 2 . Maximum Negative and Positive Overshoot Waveform



8 .4 . CAPACITANCE MEASUREMENT CONDITIONS

Symbo l	Parameter	Min.	Typ.	Max.	Unit	Conditions
CIN	Input Capacitance			6	pF	VIN=0 V
COUT	Output Capacitance			8	pF	VOUT= 0 V
C_L	Load Capacitance		30		pF	
	Input Rise And Fall time			5	ns	
	Input Pulse Voltage	0 . 1VCC to 0.8VCC			V	
	Input Timing Reference Voltage	0 .2VCC to 0 . 7VCC			V	
	Output Timing Reference Voltage	0 . 5VCC			V	

Figure 4 3 : Input Test Waveform and Measurement Level



8 .5 . DC CHARACTERISTICS

(T= -40℃~85℃ , VCC=2.7~3 .6V)

Symbo l	Parameter	Test Condition	Min.	Typ.	Max.	Unit.
I_{LI}	Input Leakage Current				±2	μA
I_{LO}	Output Leakage Current				±2	μA
I_{CC1}	Standby Current	CS#=VCC, V_{IN}= VCC or VSS		8		μA
I_{CC2}	Deep Power- Down Current	CS#=VCC, V_{IN}= VCC or VSS		0.65	22	μA
I_{CC3}	Operating Current (0 B Read)	CLK=0. 1VCC / 0 . 9VCC at 104MHz, Q=Open(*1, *2, *4 I/ O)		2.5	3.2	mA
		CLK=0. 1VCC / 0 . 9VCC at 80MHz, Q=Open(*1, *2, *4 I/ O)		2.1	2.6	mA
I_{CC4}	Operating Current (PP)	CS# = VCC			1.4	mA
I_{CC5}	Operating Current (WRSR)	CS# = VCC			1.4	mA
I_{CC6}	Operating Current (SE)	CS# = VCC			1.3	mA
I_{CC7}	Operating Current (BE)	CS# = VCC			1.3	mA
I_{CC8}	Operating Current (CE)	CS# = VCC			1.5	mA
V_{IL}	Input Low Voltage				0 . 2VCC	V
V_{IH}	Input High Voltage		0 . 7VCC			V
V_{OL}	Output Low Voltage	I_{OL} =100μA			0.2	V
V_{OH}	Output High Voltage	I_{OH} =-100μA	VCC-0 . 2			V

Note:

1 . Typical values given for TA=25°C.

2 . Value guaranteed by design and/or characterization, not 1 0 0% tested inproduction.

8 .6 . AC CHARACTERISTICS

(T= -40℃~85℃ , VCC=2.7~3 .6V, C_L=30pf)

Symbo l	Parameter	Min.	Typ.	Max.	Unit.
F_C	Serial Clock Frequency For: Dual I/ O(BBH), Quad I/ O (EBH), Quad Output (6 BH), on 3 . 0V-3 . 6 V power supply			104	MHz
f_{C1}	Serial Clock Frequency For: Dual I/ O(BBH), Quad I/ O (EBH), Quad Output (6BH), on 2 . 7V-3 .0V power supply			104	MHz
f_{R0}	Serial Clock Frequency For: Read ID (9 0 H, 9FH and ABH), Read Status Register (05 H and 35H)			104	MHz
f_{R1}	Serial Clock Frequency For: Read (0 3 H)			55	MHz
t_{CLH}	Serial Clock High Time	4.5			ns
t_{CLL}	Serial Clock Low Time	4.5			ns
t_{CLCH}	Serial Clock Rise Time (Slew Rate)	0.1			V/ ns
t_{CHCL}	Serial Clock Fall Time (Slew Rate)	0.1			V/ ns
t_{SLCH}	CS# Active Setup Time	5			ns
t_{CHSH}	CS# Active Hold Time	5			ns
t_{SHCH}	CS# Not Active Setup Time	5			ns
t_{CHSL}	CS# Not Active Hold Time	5			ns
t_{SHSL}	CS# High Time (Read/ Write)	20			ns
t_{SHQZ}	Output Disable Time			6	ns
t_{CLQX}	Output Hold Time	1.2			ns
t_{DVCH}	Data In Setup Time	2			ns
t_{CHDX}	Data In Hold Time	2			ns
t_{HLCH}	HOLD# Low Setup Time (Relative To Clock)	5			ns
t_{HHCH}	HOLD# High Setup Time (Relative To Clock)	5			ns
t_{CHHL}	HOLD# High Hold Time (Relative To Clock)	5			ns
t_{CHHH}	HOLD# Low Hold Time (Relative To Clock)	5			ns
t_{HLQZ}	HOLD# Low To High- Z Output			6	ns
t_{HHQX}	HOLD# High To Low- Z Output			6	ns
t_{CLQV}	Clock Low To Output Valid			7	ns
t_{WHSL}	Write Protect Setup Time Before CS# Low	20			ns
t_{SHWL}	Write Protect Hold Time After CS# High	100			ns
t_{DP}	CS# High To Deep Power- Down Mode			25	µs

t_{RES1}	CS# High To Standby Mode Without Electronic Signature Read			25	μs
t_{RES2}	CS# High To Standby Mode With Electronic Signature Read			25	μs
t_{SUS}	CS# High To Next Command After Suspend			20	μs
t_{RS}	Latency Between Resume And Next Suspend	100			μs
t_{RST}	CS# High To Next Command After Reset (Except From WRSR, Chip Erase)			30	μs
	CS# High To Next Command After Reset (From Chip Erase)			120	us
	CS# High To Next Command After Reset (From WRSR)			4	ms
t_W	Write Status Register Cycle Time		2 6	4	ms
t_{BP1}	Byte Program Time (First Byte)		49	71	us
t_{BP2}	Additional Byte Program Time (After First Byte)		8	12	us
t_{PP}	Page Programming Time		1 1	1 6	ms
t_{SE}	Sector Erase Time (4 K Bytes)		2.6	3.9	ms
t_{BE1}	Block Erase Time (32K Bytes)		2.6	3.9	ms
t_{BE2}	Block Erase Time (64K Bytes)		2.6	3.9	ms
t_{CE}	Chip Erase Time (AL25Q80)		5.2	7.8	ms

Note:

1 . Typical values given for TA=25°C.

2 . Value guaranteed by design and/ or characterization, not 1 0 0 % tested inproduction

Figure 44 . Serial Input Timing



Figure 45 . Output Timing



Figure 46 . Resume to Suspend Timing Diagram



Figure 47 . Hold Timing



9 . ORDERING INFORMATION

AL 25Q XX X X X X X X

Packaging Type
T : Tube
R: Tape & Reel
Y: Tray

Green Code
G: Low- halogen, Lead(Pb) - free
P: Lead (Pb) - free

Temperature Range
I : Industrial(- 4 0 ℃ ~ 8 5 ℃)
E : Extended (- 2 5 ℃ ~ 8 5 ℃)
J: Industrial Plus (-40℃ ~ 105℃)

Package Type
S : 2 0 8 mil SOP8
T: 1 5 0 mil SOP8
O: 173mil TSSOP8
U: USON8(3*2mm,0 .55mm)
E: USON8(3*2mm,0 .50mm)

V ersion
A : A Version
B: B Version
C: C Version

Device Density
80 : 8Mbit

Base Part Number
2 5 Q: 3 . 3 V Serial 4 Kbyte Uniform- sector Flash

Along
M emory

Ordering Information

10. PACKAGE INFORMATION

10 . 1. 8-Lead SOP(150mil)



Dimensions

Symbol / Unit		A	A1	A2	A3	b	C	D	E	E1	e	L	L1	h	9
mm	Min	-	0. 10	1.30	0.6	0 .39	0 .20	4.80	5 .80	3.80	1.27 BSC	0 .50	1.05	0 .25	0
	Nom	-	-	1.40	0 .65	-	-	4.90	5 .90	3.90		-		-	-
	Max	1.75	0 .225	1.50	0 .7	0 .47	0 .24	5.00	6 .20	4.00		0 .80		0 .50	8
Inch	Min	-	0 .004	0 .051	0 .024	0 .015	0 .008	0. 189	0 .228	0. 150	0 .050 BSC	0 .020	0 .041	0 .010	0
	Nom	-	-	0 .055	0 .026	-	-	0. 193	0 .236	0. 154		-		-	-
	Max	0 .069	0 .009	0 .059	0 .028	0 .019	0 .009	0. 197	0 .244	0. 158		0 .031		0 .020	8

TITLE	DRAWING NO.	REV	REF
8 - Lead SOP(1 5 0 mil)		A	JEDEC MS-012

10 .2. 8-Lead SOP(208mil)



Dimensions

Symbol / Unit		A	A1	A2	A3	b	C	D	E	E1	e	L	L1	9
mm	Min	1.75	0.05	1.70	0 .55	0 .35	0. 100	5. 13	7.70	5. 18	1.27 REF	0 .50	1.21	0
	Nom	1.9	0 .1	1.80	0 .60	0 .43	--	5.23	7.90	5.28		0 .65	1.31	-
	Max	2. 100	0.25	1.90	0 .65	0 .50	0.250	5.33	8. 10	5.38		0 .80	1.41	8
Inch	Min	0 .069	0.002	0.067	0 .022	0 .014	0.004	0.202	0 .303	0.204	0 .050 REF	0 .020	0 .048	0
	Nom	0 .075	0.004	0.071	0 .024	0 .017	--	0.206	0 .311	0.208		0 .026	0 .052	-
	Max	0 .082	0.010	0.075	0 .026	0 .020	0.010	0.210	0 .319	0.212		0 .031	0 .056	8

TITLE	DRAWING NO.	REV	REF
8 - Lead SOP(2 0 8 mil)		A	

10.3. 8- Lead TSSOP(173mil)



Dimensions

Symbol / Unit		A	A1	A2	A3	b	C	D	E	E1	e	L	L1	9
mm	Min	-	0 .05	0 .90	0.39	0 .20	0. 13	2.90	6 .20	4 .30	0.65 BSC	0 .45	1.00 REF	0
	Nom	-	-	1.00	0.44	-	-	3.00	6 .40	4 .40		-		-
	Max	1.20	0. 15	1.05	0.49	0 .28	0. 17	3. 10	6 .60	4 .50		0 .75		8
Inch	Min	-	0 .002	0 .035	0 .015	0 .008	0 .005	0. 114	0 .244	0. 169	0 .026 BSC	0 .018	0 .039 REF	0
	Nom	-	-	0 .039	0 .017	-	-	0. 118	0 .252	0. 173		-		-
	Max	0 .047	0 .006	0 .041	0 .019	0 .011	0 .007	0. 122	0 .260	0. 177		0 .030		8

TITLE	DRAWING NO.	REV	REF
8 - lead TSSOP		A	JEDEC MO- 153

1 0 .4 . 8- Land USON(3x2mm,0 .55mm)





D imensions

Symbol / Unit		A	A1	b	c	D	D1	E	E1	e	L
mm	Min	0.50	0 .00	0.20	0. 152REF	1.90	1.40	2.90	1.30	0 .50TYP	0 .30
	Nom	0.55	0.03	0.25		2.00	1.50	3.00	1.40		0 .40
	Max	0.60	0.05	0.30		2.05	1.60	3.05	1.50		0 .50
Inch	Min	0.020	0.00	0.008		0.075	0 .055	0. 1 14	0 .051		0 .012
	Nom	0.021	- - -	0.010		0.079	0 .059	0. 1 18	0 .055		0 .016
	Max	0.024	0.002	0.012		0.081	0 .063	0. 120	0 .059		0 .020

TITLE	DRAWING NO.	REV	REF
DFN8 L(0 2 0 3 X0 55 - 0 5)		A	JEDEC MO-252

10.5. 8- Land USON(3x2mm,0.50mm)



SYMBOL		A	A1	b	b1	c	D	D2	e	Nd	E	E2	L	K	R
MILLIMETER	MIN	0.45	-	0.20	0.05	0.152REF	1.95	1.50	0.50BSC	1.50BSC	2.95	0.10	0.40	0.85	0.25
	NOM	0.50	0.02	0.25	0.10		2.00	1.60			3.00	0.20	0.45	0.95	
	MAX	0.55	0.05	0.30	0.15		2.05	1.70			3.05	0.30	0.50	1.05	

10.6. 8- Land WSON(6x5mm)



TOP VIEW



BOTTOM VIEW



SIDE VIEW

Dimensions

Symbol / Unit		A	A1	A2	b	D	D1	E	E1	e	L	h
mm	Min	0.70	0 .00	-	0 .35	4.90	3 .90	5 .90	3 .30	-	0 .50	0.30
	Nom	0.75	0 .02	0 .203	0 .40	5.00	4 .00	6 .00	3 .40	1.27	0 .60	0.35
	Max	0.80	0 .05	-	0 .48	5. 10	4. 10	6. 10	3 .50	-	0 .75	0.40
Inch	Min	0.028	0 .000	-	0 .014	0. 193	0. 154	0 .232	0. 129	-	0 .020	0 .033
	Nom	0.030	-	0 .008	0 .016	0. 197	0. 157	0 .236	0. 134	0 .05	0 .024	0 .039
	Max	0.032	0 .002	-	0 .019	0.201	0. 161	0 .240	0. 138	-	0 .030	0 .045

TITLE	DRAWING NO.	REV	REF
DFN8 (0506X0 . 75 - 1 . 27)		A	JEDEC MO-220